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Introduction: Nanocrystal nonvolatile floating- 
gate memories are a good candidate for space applica- 
tions - initial results suggest they are fast, more reliable 
and consume less power than conventional floating 
gate memories.[1,2] In the nanocrystal based NVM 
device, charge is not stored on a continuous poly- 
silicon layer (so-called floating gate), but instead on a 
layer of discrete nanocrystals. Charge injection and 
storage in dense arrays of silicon nanocrystals in Si02 
is a critical aspect of the performance of potential na- 
nocrystal flash memory structures. The ultimate goal 
for this class of devices is few- or single-electron stor- 
age in a small number of nanocrystal elements. In 
addition, the nanocrystal layer fabrication technique 
should be simple, 8-inch wafer compatible and well 
controlled. 
Technical Products: Formation of a nanocrystal 
aerosol is via the decomposition of silane at 950 C in 
an inert carrier gas, followed by an in-situ, pre- 
deposition thermal oxidation. This "discIete" method 
for aerosol synthesis allows unprecedented control of 
nanocrystal size and vertical positioning within the 
element gate stack. Dense (5x10'' cm-')), nearly co- 
planar nanocrystal layers have been obtained. We have 
then integrated nanocrystal layers in 0.20 micron 
nR/IOS-FETs to produce the first aerosol-nanocrystal 
floating-gate memory devices (Fig. 1). These devices 
exhibit threshold voltages of less than 5V with large 
threshold voitage shifts Q- 2 V), sub-microsecond pro- 
Dam times and millisecond erase times. No decrease 
Figure 1: Scaming electron micrograph image of a 
nanocrystal floating gate memory test device. 
in prograderase threshold voltage swing was seen 
during 100,000 program and erase cycles. Additional 
near-term goals for this project include extensive test- 
ing for radiation hardness and the development of arti- 
ficial layered tunnel barrier heterostructures [3]  which 
have the potential for large speed enhancements for 
readiwrite of nanocrystal memory elements, compared 
with conventional flash devices. 
NASA Relevance: NASA deep-space missions 
will require increased autonomy and capability without 
increased mass and power. Breakthrough small, low- 
power memory technologies are requiired to address 
this requirement. Nanocrystal-based flash memories 
are based on few- or single-electron storage per nano- 
crystal, offering the ultimate in low-power, ultrasmall 
storage. Moreover, many deep-space missions will 
demand radiation-tolerant electronics; high-radiation 
environments are especially demanding for memory 
technologies, often requiring massive shielding. Mis- 
sions to the Jovian system, such as the Europa Lander 
or Titan Explorer, will require breakthroughs in mem- 
ory radiation tolerance. The discreteness of charge 
storage in isolated nanocrystals instead of large, con- 
tinuous floating gate offers an intrinsic tolerance tu 
total-dose radiation damage. Thus, the implementation 
of flash memory designs using nanocrystal charge stor- 
age is extremely promising as an inexpensive and reli- 
able way to address these challenges. 
Nanocrystal-based flash memory elements, com- 
bined with layered tunnel barriers, can also be com- 
bined to produce wavelength-tunable imaging ele- 
ments. The novel properties of these tunnel barriers 
enable voltage-tunable control of detected wavelength, 
combined with monolithic storage of multiple image 
frames (using nanocrystal storage) within the same 
microdevice. The end product is an autonomous, ver- 
satile imagerlmemory array whch approaches the ab- 
solute limits of miniaturization. 
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